Parallel and configurable turbo decoder implementation for 3GPP-LTE

An FPGA implementation of a highly parallel and configurable architecture for turbo decoding, compliant with the 3GPP-LTE standard is presented. This architecture can be integrated in reconfigurable platforms for software defined radio applications. A novel combination of the next iteration initialization method and the parallel and sliding window techniques is used in the MAP algorithm. This allows high throughput and reduced storage requirements, as compared to other solutions. Synthesis results on Altera FPGAs show that this architecture can reach 337.6 Mbps at 8 decoding iterations.