Effect of VLSI interconnect layout on electromigration performance | IEEE Conference Publication | IEEE Xplore