Design of a low-power digital processor for a security passive RFID tag

A digital processor in secure RFID tag is designed to support a cryptographic data communication between an interrogator and a tag. The AES OFB-like algorithm is used for a cryptographic data communication. The digital processor is fully compatible with the EPC C1 G2 protocol. The power consumption of the digital processor is optimized to maintain the minimum sensitivity level for both the insecure and secure communication. In the simulation results, the power consumption is 2.43μW and 3.14μW in the insecure and the secure communication, respectively.