Double-gate FinFET process variation aware 10T SRAM cell topology design and analysis | IEEE Conference Publication | IEEE Xplore