Integration of Poly Buffered Locos and Gate Processing for Submicron Isolation Technique | IEEE Conference Publication | IEEE Xplore