The unique challenges of debugging design and verification code jointly in SystemVerilog

The process for capturing a design and verification of that design has merged into a single language: SystemVerilog. The approach engineers take for debugging their design and verification code must also merge into a unified process. The currently available tools must mature to serve the debug needs of both design and verifications engineers. This paper identifies some of the different approaches and challenges created by the SystemVerilog language.