Design and verification of a novel multi-RC-triggered power clamp circuit for on-chip ESD protection

A novel multi-RC-triggered power clamp circuit is proposed in this paper. Effective capacitances of capacitors are multiplied by current mirrors and a modified asymmetric phase inverter is employed in the proposed circuit. Simulation and test results verify that the proposed circuit maintains enhanced ESD protection robustness with reduced chip-area.