Effect of gate structures on ESD characteristics in SOI MOS device | IEEE Conference Publication | IEEE Xplore