A proposed hardware structure for automatic threshold selection in digital images

Since the advent of VLSI some attention has been given to the hardware implementation of algorithms. In the area of digital image analysis, threshold selection algorithms play an important role. In this paper a proposed structure for the realization of an iterative threshold selection algorithm is presented.