On-chip lightweight implementation of reduced NIST randomness test suite | IEEE Conference Publication | IEEE Xplore