DC and thermal noise modeling of 20 nm double-gate junctionless MOSFETs | IEEE Conference Publication | IEEE Xplore