Effects of layout and process parameters on device/circuit performance and variability for 10nm node FinFET technology | IEEE Conference Publication | IEEE Xplore