ESD protection design with adjustable snapback behavior for 5-V application in 100nm CMOS process | IEEE Conference Publication | IEEE Xplore