Analysis for the integration feasibility of OpenSPARC T1 and a Petri Nets processor to form a system with hardware synchronization capability | IEEE Journals & Magazine | IEEE Xplore