Analog rank extractors

This paper focuses on continuous-time analog rank extractors, with an emphasis on MOS circuits. Sources of errors in previous analog implementations are analyzed, and an improved multiple-input min/max circuit configuration is proposed. A generalized analog rank extractor is discussed as well as its limitations on the number of inputs and rank. In a sorting network approach, the presorting and path combination techniques are used to reduce the rank selector implementation.