A DSP based bit-synchronization algorithm

This paper describes a software based bit-sync algorithm implemented on a fixed point digital signal processor (DSP). This implementation is used to process the audio output from a radio. It is a minimal hardware implementation. It employs a bit-sync algorithm which is a modification of the lead-lag digital phase-lock loop (LL-DPLL) algorithm of Cessna and Levy (1972).