Parallel Circuit Architec tures for Imt)lementations of Monolithic Analog and Digital Equalizers for PRML Magnetic Disk Read Channels | IEEE Conference Publication | IEEE Xplore