Constrained signal selection for post-silicon validation | IEEE Conference Publication | IEEE Xplore