Design Of A Testable Risc-to-cisc Control Architecture | IEEE Conference Publication | IEEE Xplore