An enhanced snoopy cache design for real-time multi-processing

This paper will present a mechanism for providing cache coherence without sacrificing predictability. In addition, this multi-processing cache coherent design approach can signGcantly enhance processor performance by eliminating many of the processor stall operations associated with snooping operations.