Gutting chip-testing costs: Designing VLSI circuits for testability is the most efficient way to reduce the relative costs of assuring high chip reliability | IEEE Journals & Magazine | IEEE Xplore