Compact parallel multipliers using the sign-generate method in FPGA

Multiply operations are fundamental to most DSP applications. In this paper, a novel method to compute parallel multiplication in Field Programmable Gate Array (FPGA), is presented. The basic idea consists in adapting the sign-generate algorithm to the constant coefficient and the variable by variable multipliers. Implementation examples are discussed to show how to increase parallel multipliers performances, especially in density.