Analyzing and alleviating the impact of errors on an SRAM-based FPGA cluster | IEEE Conference Publication | IEEE Xplore