A new processor architecture for digital signal transport systems | IEEE Conference Publication | IEEE Xplore