Cellular semi-systolic Montgomery Multiplier on finite fields

Recently, various finite field arithmetic structures are introduced for VLSI circuit implementation on cryptosystems and error correcting codes. In this study, we present an efficient cellular semi-systolic hardware architecture for Montgomery multiplication over finite fields by choosing a proper Montgomery factor which is highly suitable for the design on parallel structures.