32nm yield learning using addressable defect arrays | IEEE Conference Publication | IEEE Xplore