Development of SEU Monitor System for SEU detection and correction in virtex-5 FPGA

In the present era of space application, use of FPGA has been increase dramatically and because of that the developed SEU Monitor System can be used to inject the error manually into the FPGA and after that detection and correction can be confirmed. Also, injected error can be used to verify the effectiveness of the mitigation technique added into the design. We describe the operation and architecture of the proposed logic design as well as its implementation in Xilinx virtex-5 FPGA.