A combinational logic optimization for majority gate-based nanoelectronic circuits based on GA | IEEE Conference Publication | IEEE Xplore