Radiation hardness-by-design SRAM design for 0.15µm fully depleted SOI-ASIC

This paper describes the Single Event Effect test result on the Radiation Hardness-By-Design SRAM for 0.15μm Fully Depleted CMOS/SOI-ASIC fabricated by a commercial foundry. Sufficient immunity was demonstrated for the SEU/SET required for space applications.