Electronic architecture for an analog retinal processing prototype suitable to be implemented on standard CMOS technology | IEEE Conference Publication | IEEE Xplore