Design optimization of CMOS CDC comparators

This paper presents design of CMOS CDC-based comparators with an optimum method to suppress dynamic offset for high-speed flash ADCs. The CDC-based comparators are introduced, analyzed, modeled and optimized. The experiment results have verified the design optimization. Compared to the ADCs with random sizing CDC comparators, the dynamic performance in terms of SNR and SFDR has improved over 30% @ the signal frequency lower than 800MHz and over 140% @ the signal frequency higher than 800MHz.