A parallel, high-performance bus interconnection scheme

This paper present a parallel, split bus interconnection scheme for the multi-processor system. The scheme provides a command bus and a set of data bus, each of which works independently. This bus interconnect scheme can greatly improve the bandwidth of data communication within the multi-processor system because of its characteristics of concurrency and separability.