Test structure designed for vias in multi-layer package substrate | IEEE Conference Publication | IEEE Xplore