A design approach for networks of Self-Sampled All-Digital Phase-Locked Loops | IEEE Conference Publication | IEEE Xplore