FlePS: A power interface for Power Hardware In the Loop

Power Hardware In the Loop (PHIL) is a recognized technique to extend Hardware In the Loop tests to power level by enforcing conservation of energy at the connection between real and virtual portions of the system under test. In this paper we present the design of a flexible hardware interface to perform PHIL testing: some experimental results are also presented