Semiconductor layer extraction techniques by SEM

Because of a limitation of optical microscope resolution, it is difficult to extract layers of semiconductor devices with a gate size smaller than 180 nm. In this study, we have developed sample preparation methods and image stitching processes for layer extraction by an SEM. This technical development makes it possible to analyze layer information for numerous system ICs.