Design and FPGA implementation of systolic FIR filters using the Fermat number ALU | IEEE Conference Publication | IEEE Xplore