High temperature on-wafer measurement structure for DMOS characterization

DMOS transistors for power applications dissipate significant amount of energy, leading to substantial self-heating. Thus appears the necessity of DMOS characterization at high temperatures. In this paper we present a test structure, with integrated heating elements, used for device characterization up to 500°C.