Formalization Of VHDL Synthesis Procedure In Higher-order Logic | IEEE Conference Publication | IEEE Xplore