Verifying Arithmetic Hardware In Higher-order Logic | IEEE Conference Publication | IEEE Xplore