A fast offset-free sample-and-hold circuit

A novel circuit technique is presented which uses a CMOS cascode inverter as the buffer to realize an offset-free sample-and-hold stage. This circuit can achieve high-speed operation without requiring high slew rate. Experimental results are given to demonstrate the potential advantages of the scheme.<
>