A gain-controlled integrator technique for a 50 MHz, 100 mW, 0.4 /spl mu/m CMOS, 7th-order equiripple G/sub m/-C filter | IEEE Conference Publication | IEEE Xplore