Accurate estimation of power dissipation in CMOS sequential circuits

In this paper we present accurate estimation of signal activity at the internal nodes of sequential logic circuits. An exact method, an approximate method and a Monte Carlo based approach that take spatial and temperature correlations of logic signals into consideration are proposed. The results of the approximate and Monte Carlo based methods are within 5% and 2% of that of long run simulation, respectively.