An analytical compact model for estimation of stress in multiple Through-Silicon Via configurations | IEEE Conference Publication | IEEE Xplore