Mechanistic-empirical processor performance modeling for constructing CPI stacks on real hardware | IEEE Conference Publication | IEEE Xplore