A novel concept for ultra-low capacitance via-last TSV

In this study, we report a new concept of through silicon via for 3D applications requiring ultra-low coupling capacitance. The challenges linked to the integration of such structure, as well as preliminary results on stress level and distribution in the TSV are addressed in details below.