A 0.65/spl mu/m 3.3-V CMOS gate array | IEEE Conference Publication | IEEE Xplore