A VLSI Architecture for Convolutional Deinterleavers | IEEE Conference Publication | IEEE Xplore