Behavior analysis of CMOS D flip-flops

The authors analyze two D flip-flops (DFF's) generally considered to be the fastest (and most widely used), and compare their speed performance and their robustness against clock skew when a two-phase clocking scheme is applied. The effect of clock skew on their speed and proper logic operation is analyzed and verified with spice simulation.<
>