Underlap Optimization in HFinFET in Presence of Interface Traps | IEEE Journals & Magazine | IEEE Xplore